

# R65C00 CMOS Microcomputer System DATA SHEET

## R65C00 MICROPROCESSORS (CPU)

### DESCRIPTION

The 8-bit R65C00 microcomputer system is produced with CMOS Silicon Gate technology. Advanced system architecture enhances its performance speeds; a family of software-compatible microprocessor (CPU) devices (described below) enhances system cost-effectiveness. Rockwell also provides memory and microcomputer systems, as well as low-cost design aids and documentation.

### R65C00 MICROPROCESSOR (CPU) CONCEPT

Three CPU devices are available. All are software-compatible and provide addressable memory, interrupt input, and on-chip clock oscillators and drivers options. All are bus-compatible with the NMOS R6500 family devices.

The family includes two microprocessors with on-board clock oscillators and drivers and one microprocessor driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The slave processor version is geared for multiprocessor system applications where maximum timing control is mandatory. All R65C00 microprocessors are available in a variety of packaging (ceramic and plastic), operating frequency (2 MHz, 3 MHz and 4 MHz), and temperature (commercial and industrial) versions.

### MEMBERS OF THE R65C00 MICROPROCESSOR (CPU) FAMILY

Microprocessors with Internal Clock Generator:

Model	Addressable Memory
R65C02	64K Bytes
R65C102	64K Bytes

Microprocessors with External Clock Input:

Model	Addressable Memory
R65C112	64K Bytes

### FEATURES

- CMOS silicon gate technology
- Low Power (4MA/MHz)
- Downward software compatible with R6502
  - Twelve additional instructions
  - Two new addressing modes
- Single 5V  $\pm 20\%$  power supply
- Eight bit parallel processing
- Decimal and binary arithmetic
- True indexing capability
- Programmable stack pointer
- Interrupt capability
- Non-maskable interrupt
- Use with any type of speed memory
- Eight-bit Bidirectional Data Bus
- Addressable memory range of up to 64K bytes
- "Ready" input
- Direct Memory Access capability
- Memory Lock Output
- 2MHz, 3MHz, and 4MHz versions
- Choice of external or on-chip clocks
  - External single clock input
  - Direct Crystal Input ( $\div 4$ )
- Commercial and industrial temperature versions
- Pipeline architecture
- Slave Processor Version (R65C112)

### ORDERING INFORMATION

#### ORDER NUMBER:

R65C102  
R65C02  
R65C112

Temp Range

No Suffix = 0°C to +70°C

E = -40°C to +85°C

Package C = Ceramic

P = Plastic

Frequency Range

A = 2 MHz

B = 3 MHz

C = 4 MHz

R65C00 MICROPROCESSORS (CPU)

## SIGNAL DESCRIPTION

### Clocks ( $\phi_0$ , $\phi_1$ , $\phi_2$ , $\phi_4$ )

The R65C112 requires an external  $\phi_2$  clock.

The R65C02 requires an external  $\phi_0$  clock.

The R65C102 clocks may be generated externally or internally with a crystal across XTLI and XTLO.

$\phi_0$ —TTL input clock to the R65C02

$\phi_4$ —Quadrature output clock from the R65C102. The address is valid at the rising edge of  $\phi_4$ .

When the input clock is stopped the CPU is in the standby mode.

### Address Bus (A0-A15)

These outputs are TTL compatible and capable of driving one standard TTL load and 130 pF.

### Data Bus (D0-D7)

The data bus uses eight pins. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

### Ready (RDY)

This input signal allows the user to halt or single step the microprocessor on all cycles. A negative transition to the low state during or coincident with phase one ( $\phi_1$ ) will halt the microprocessor with the output address lines reflecting the current address being accessed. During a Write cycle the data bus will reflect the current data being written.

While RDY is low the CPU is in a low power mode.

### Bus Enable (BE)

The BE input allows an external device to tri-state the address, data, and R/W lines by taking this line to a logical zero state.

### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE and program counter high from location FFFF, thus transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. An external pull-up resistor should be used for proper wire-OR operation.

### Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI requires an external resistor to  $V_{CC}$  for proper wire-OR operations.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupts lines sampled during  $\phi_2$  (phase 2). They begin the appropriate interrupt routine on the  $\phi_1$  (phase 1) following the completion of the current instruction.

### Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\phi_1$  and must be externally synchronized.

### SYNC

This output line identifies those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\phi_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\phi_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain there until the RDY line goes high. In this manner the SYNC signal can be used to control RDY to cause single instruction execution.

### Reset

This input resets or starts the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

This line is a Schmitt trigger input which facilitates the use of an RC network as a power on reset circuit.

### Memory Lock ( $\overline{ML}$ )

This output may be used by external bus arbitration circuitry to avoid the interruption of read-modify-write instructions. These instructions are ASL, DEC, INC, LSR, RMB, ROR, SMB, TRB, and TSB.

## ADDRESSING MODES

**ACCUMULATOR ADDRESSING**—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESSING**—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

**ABSOLUTE ADDRESSING**—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

**ZERO PAGE ADDRESSING**—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

**INDEXED ZERO PAGE ADDRESSING**—(X, Y indexing)—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

**INDEXED ABSOLUTE ADDRESSING**—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

**INDEXED ABSOLUTE INDIRECT**—(new addressing mode)—**JMP (IND), X**—The contents of the second and third instruction bytes are added to the X-register. The sixteen-bit result is a memory address containing the effective address.

**IMPLIED ADDRESSING**—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING**—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

**INDEXED INDIRECT ADDRESSING**—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents are the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

**INDIRECT INDEXED ADDRESSING**—In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

**ABSOLUTE INDIRECT**—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

**INDIRECT**—(new addressing mode)—The second byte of the instruction contains a zero page address serving as the indirect pointer.

**NEW**

## INSTRUCTION SET ALPHABETIC SEQUENCE

Mnemonic	Function	Mnemonic	Function
(2) ADC	Add Memory to Accumulator with Carry	NOP	No Operation
(2) AND	"AND" Memory with Accumulator	(2) ORA	"OR" Memory with Accumulator
ASL	Shift Left One Bit (Memory or Accumulator)	PHA	Push Accumulator on Stack
(1) BBR	Branch on Bit Reset	PHP	Push Processor Status on Stack
(1) BBS	Branch on Bit Set	(1) PHX	Push X Register on Stack
BCC	Branch on Carry Clear	(1) PHY	Push Y Register on Stack
BCS	Branch on Carry Set	PLA	Pull Accumulator from Stack
BEQ	Branch on Result Zero	PLP	Pull Processor Status from Stack
(2) BIT	Test Bits in Memory with Accumulator	(1) PLX	Pull X Register from Stack
BMI	Branch on Result Minus	(1) PLY	Pull Y Register from Stack
BNE	Branch on Result not Zero	(1) RMB	Reset Memory Bit
BPL	Branch on Result Plus	ROL	Rotate One Bit Left (Memory or Accumulator)
(1) BRA	Branch Always	ROR	Rotate One Bit Right (Memory or Accumulator)
BRK	Force Break	RTI	Return from Interrupt
BVC	Branch on Overflow Clear	RTS	Return from Subroutine
BVS	Branch on Overflow Set	SBC	Subtract Memory from Accumulator with Borrow
CLC	Clear Carry Flag	SEC	Set Carry Flag
CLD	Clear Decimal Mode	SED	Set Decimal Mode
CLI	Clear Interrupt Disable Bit	SEI	Set Interrupt Disable Status
CLV	Clear Overflow Flag	(1) SMB	Set Memory Bit
(2) CMP	Compare Memory and Accumulator	(2) STA	Store Accumulator in Memory
CPX	Compare Memory and Index X	STX	Store Index X in Memory
CPY	Compare Memory and Index Y	STY	Store Index Y in Memory
(2) DEC	Decrement Memory by One	(1) STZ	Store Zero
DEX	Decrement Index X by One	TAX	Transfer Accumulator to Index X
DEY	Decrement Index Y by One	TAY	Transfer Accumulator to Index Y
(2) EOR	"Exclusive-OR" Memory with Accumulator	(1) TRB	Test and Reset Bits
(2) INC	Increment Memory by One	(1) TSB	Test and Set Bits
INX	Increment Index X by One	TSX	Transfer Stack Pointer to Index X
INY	Increment Index Y by One	TXA	Transfer Index X to Accumulator
(2) JMP	Jump to New Location	TXS	Transfer Index X to Stack Register
JSR	Jump to New Location Saving Return Address	TYA	Transfer Index Y to Accumulator
(2) LDA	Load Accumulator with Memory		
LDX	Load Index X with Memory		
LDY	Load Index Y with Memory		
LSR	Shift One Bit Right (Memory or Accumulator)		

NOTES:

(1) New Instruction

(2) Previous Instruction with additional addressing mode(s)

# R65C02, R65C102, R65C112 Microprocessors

## INSTRUCTION SET OP CODE MATRIX

MSD	LSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0		BRK Implied 1 7	ORA (IND, X) 2 6			TSB ZP 2 5	ORA ZP 2 3	ASL ZP 2 5	RMB0 ZP 2 5	PHP Implied 1 3	ORA IMM 2 2	ASL Accum 1 2		TSB ABS 3 6	ORA ABS 3 4	ASL ABS 3 6	BBR0 ZP 3 5**	0
1		BPL Relative 2 2**	ORA (IND, Y) 2 5*	ORA (IND) 2 5		TRB ZP 2 5	ORA ZP, X 2 4	ASL ZP, X 2 6	RMB1 ZP 2 5	CLC Implied 1 2	ORA ABS, Y 3 4*	INC Accum 1 2		TRB ABS 3 6	ORA ABS, X 3 4*	ASL ABS, X 3 7	BBR1 ZP 3 5**	1
2		JSR Absolute 3 6	AND (IND, X) 2 6			BIT ZP 2 3	AND ZP 2 3	ROL ZP 2 5	RMB2 ZP 2 5	PLP Implied 1 4	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ROL ABS 3 6	BBR2 ZP 3 5**	2
3		BMI Relative 2 2**	AND (IND, Y) 2 5*	AND (IND) 2 5		BIT ZP, X 2 4	AND ZP, X 2 4	ROL ZP, X 2 6	RMB3 ZP 2 5	SEC Implied 1 2	AND ABS, Y 3 4*	DEC Accum 1 2		BIT ABS, X 3 4*	AND ABS, X 3 4*	ROL ABS, X 3 7	BBR3 ZP 3 5**	3
4		RTI Implied 1 6	EOR (IND, X) 2 6				EOR ZP 2 3	LSR ZP 2 5	RMB4 ZP 2 5	PHA Implied 1 3	EOR IMM 2 2	LSR Accum 1 2		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6	BBR4 ZP 3 5**	4
5		BVC Relative 2 2**	EOR (IND, Y) 2 5*	EOR (IND) 2 5			EOR ZP, X 2 4	LSR ZP, X 2 6	RMB5 ZP 2 5	CLI Implied 1 2	EOR ABS, Y 3 4*	PHY Implied 1 2			EOR ABS, X 3 4*	LSR ABS, X 3 7	BBR5 ZP 3 5**	5
6		RTS Implied 1 6	ADC (IND, X) 2 6†			STZ ZP 2 3	ADC ZP 2 3†	ROR ZP 2 5	RMB6 ZP 2 5	PLA Implied 1 4	ADC IMM 2 2†	ROR Accum 1 2		JMP Indirect 3 5	ADC ABS 3 4†	ROR ABS 3 6	BBR6 ZP 3 5**	6
7		BVS Relative 2 2**	ADC (IND, Y) 2 5†	ADC (IND) 2 5†		STZ ZP, X 2 4	ADC ZP, X 2 4†	ROR ZP, X 2 6	RMB7 ZP 2 5	SEI Implied 1 2	ADC ABS, Y 3 4†	PLY Implied 1 2		JMP (IND), X 3 6	ADC ABS, X 3 4†	ROR ABS, X 3 7	BBR7 ZP 3 5**	7
8		BRA Relative 2 3	STA (IND, X) 2 6			STY ZP 2 3	STA ZP 2 3	STX ZP 2 3	SMB0 ZP 2 5	DEY Implied 1 2	BIT IMM 2 2	TXA Implied 1 2		STY ABS 3 4	STA ABS 3 4	STX ABS 3 4	BBR8 ZP 3 5**	8
9		BCC Relative 2 2**	STA (IND, Y) 2 6	STA (IND) 2 6		STY ZP, X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4	SMB1 ZP 2 5	TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2		STZ ABS 3 4	STA ABS, X 3 5	STZ ABS, X 3 5	BBR9 ZP 3 5**	9
A		LDY IMM 2 2	LDA (IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3	SMB2 ZP 2 5	TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		LDY ABS 3 4	LDA ABS 3 4	LDX ABS 3 4	BBR10 ZP 3 5**	A
B		BCS Relative 2 2**	LDA (IND, Y) 2 5*	LDA (IND) 2 5		LDY ZP, X 2 4	LDA ZP, X 2 4	LDX ZP, Y 2 4	SMB3 ZP 2 5	CLV Implied 1 2	LDA ABS, Y 3 4*	TSX Implied 1 2		LDY ABS, X 3 4*	LDA ABS, X 3 4*	LDX ABS, Y 3 4*	BBR11 ZP 3 5**	B
C		CPY IMM 2 2	CMP (IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5	SMB4 ZP 2 5	INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CPY ABS 3 4	CMP ABS 3 4	DEC ABS 3 6	BBR12 ZP 3 5**	C
D		BNE Relative 2 2**	CMP (IND, Y) 2 5*	CMP (IND) 2 5			CMP ZP, X 2 4	DEC ZP, X 2 6	SMB5 ZP 2 5	CLD Implied 1 2	CMP ABS, Y 3 4*	PHX Implied 1 2			CMP ABS, X 3 4*	DEC ABS, X 3 7	BBR13 ZP 3 5**	D
E		CPX IMM 2 2	SBC (IND, X) 2 6†			CPX ZP 2 3	SBC ZP 2 3†	INC ZP 2 5	SMB6 ZP 2 5	INX Implied 1 2	SBC IMM 2 2†	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4†	INC ABS 3 6	BBR14 ZP 3 5**	E
F		BEQ Relative 2 2**	SBC (IND, Y) 2 5†	SBC (IND) 2 5†			SBC ZP, X 2 4†	INC ZP, X 2 6	SMB7 ZP 2 5	SED Implied 1 2	SBC ABS, Y 3 4†	PLX Implied 1 2			SBC ABS, X 3 4†	INC ABS, X 3 7	BBR15 ZP 3 5**	F



— New Opcode

0	BRK Implied 1 7
---	-----------------------

— OP Code  
— Addressing Mode  
— Instruction Bytes, Machine Cycles

†Add 1 to N if in decimal mode.  
\*Add 1 to N if page boundary is crossed.  
\*\*Add 1 to N if branch occurs to same page;  
Add 2 to N if branch occurs to different page.

# INSTRUCTION SUMMARY

Mnemonic		Operation		ADDRESSING MODE																PROCESSOR STATUS CODES																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
				IMMEDIATE		ABSOLUTE/ZERO		PAGE		ACCUM		IMPLIED		(IND. X)		(IND. Y)		Z PAGE. X		Z PAGE. Y		INDIRECT		RELATIVE		BIT ADDRESSING (OP BY BIT #)		7		8		9		10		11		12		13		14		15		16		17		18		19		20		21		22		23		24		25		26		27		28		29		30		31		32		33		34		35		36		37		38		39		40		41		42		43		44		45		46		47		48		49		50		51		52		53		54		55		56		57		58		59		60		61		62		63		64		65		66		67		68		69		70		71		72		73		74		75		76		77		78		79		80		81		82		83		84		85		86		87		88		89		90		91		92		93		94		95		96		97		98		99		100		101		102		103		104		105		106		107		108		109		110		111		112		113		114		115		116		117		118		119		120		121		122		123		124		125		126		127		128		129		130		131		132		133		134		135		136		137		138		139		140		141		142		143		144		145		146		147		148		149		150		151		152		153		154		155		156		157		158		159		160		161		162		163		164		165		166		167		168		169		170		171		172		173		174		175		176		177		178		179		180		181		182		183		184		185		186		187		188		189		190		191		192		193		194		195		196		197		198		199		200		201		202		203		204		205		206		207		208		209		210		211		212		213		214		215		216		217		218		219		220		221		222		223		224		225		226		227		228		229		230		231		232		233		234		235		236		237		238		239		240		241		242		243		244		245		246		247		248		249		250		251		252		253		254		255		256		257		258		259		260		261		262		263		264		265		266		267		268		269		270		271		272		273		274		275		276		277		278		279		280		281		282		283		284		285		286		287		288		289		290		291		292		293		294		295		296		297		298		299		300		301		302		303		304		305		306		307		308		309		310		311		312		313		314		315		316		317		318		319		320		321		322		323		324		325		326		327		328		329		330		331		332		333		334		335		336		337		338		339		340		341		342		343		344		345		346		347		348		349		350		351		352		353		354		355		356		357		358		359		360		361		362		363		364		365		366		367		368		369		370		371		372		373		374		375		376		377		378		379		380		381		382		383		384		385		386		387		388		389		390		391		392		393		394		395		396		397		398		399		400		401		402		403		404		405		406		407		408		409		410		411		412		413		414		415		416		417		418		419		420		421		422		423		424		425		426		427		428		429		430		431		432		433		434		435		436		437		438		439		440		441		442		443		444		445		446		447		448		449		450		451		452		453		454		455		456		457		458		459		460		461		462		463		464		465		466		467		468		469		470		471		472		473		474		475		476		477		478		479		480		481		482		483		484		485		486		487		488		489		490		491		492		493		494		495		496		497		498		499		500		501		502		503		504		505		506		507		508		509		510		511		512		513		514		515		516		517		518		519		520		521		522		523		524		525		526		527		528		529		530		531		532		533		534		535		536		537		538		539		540		541		542		543		544		545		546		547		548		549		550		551		552		553		554		555		556		557		558		559		560		561		562		563		564		565		566		567		568		569		570		571		572		573		574		575		576		577		578		579		580		581		582		583		584		585		586		587		588		589		590		591		592		593		594		595		596		597		598		599		600		601		602		603		604		605		606		607		608		609		610		611		612		613		614		615		616		617		618		619		620		621		622		623		624		625		626		627		628		629		630		631		632		633		634		635		636		637		638		639		640		641		642		643		644		645		646		647		648		649		650		651		652		653		654		655		656		657		658		659		660		661		662		663		664		665		666		667		668		669		670		671		672		673		674		675		676		677		678		679		680		681		682		683		684		685		686		687		688		689		690		691		692		693		694		695		696		697		698		699		700		701		702		703		704		705		706		707		708		709		710		711		712		713		714		715		716		717		718		719		720		721		722		723		724		725		726		727		728		729		730		731		732		733		734		735		736		737		738		739		740		741		742		743		744		745		746		747		748		749		750		751		752		753		754		755		756		757		758		759		760		761		762		763		764		765		766		767		768		769		770		771		772		773		774		775		776		777		778		779		780		781		782		783		784		785		786		787		788		789		790		791		792		793		794		795		796		797		798		799		800		801		802		803		804		805		806		807		808		809		810		811		812		813		814		815		816		817		818		819		820		821		822		823		824		825		826		827		828		829		830		831		832		833		834		835		836		837		838		839		840		841		842		843		844		845		846		847		848		849		850		851		852		853		854		855		856		857		858		859		860		861		862		863		864		865		866		867		868		869		870		871		872		873		874		875		876		877		878		879		880		881		882		883		884		885		886		887		888		889		890		891		892		893		894		895		896		897		898		899		900		901		902		903		904		905		906		907		908		909		910		911		912		913		914		915		916		917		918		919		920		921		922		923		924		925		926		927		928		929		930		931		932		933		934		935		936		937		938		939		940		941		942		943		944		945		946		947		948		949		950		951		952		953		954		955		956		957		958		959		960		961		962		963		964		965		966		967		968		969		970		971		972		973		974		975		976		977		978		979		980		981		982		983		984		985		986		987		988		989		990		991		992		993		994		995		996		997		998		999		1000		1001		1002		1003		1004		1005		1006		1007		1008		1009		1010		1011		1012		1013		1014		1015		1016		1017		1018		1019		1020		1021		1022		1023		1024		1025		1026		1027		1028		1029		1030		1031		1032		1033		1034		1035		1036		1037		1038		1039		1040		1041		1042		1043		1044		1045		1046		1047		1048		1049		1050		1051		1052		1053		1054		1055		1056		1057		1058		1059		1060		1061		1062		1063		1064		1065		1066		1067		1068		1069		1070		1071		1072		1073		1074		1075		1076		1077		1078		1079		1080		1081		1082		1083		1084		1085		1086		1087		1088		1089		1090		1091		1092		1093		1094		1095		1096		1097		1098		1099		1100		1101		1102		1103		1104		1105		1106		1107		1108		1109		1110		1111		1112	

# R65C02, R65C102, R65C112 Microprocessors

## HARDWARE SPECIFICATIONS

### R65C02—40 Pin Package

#### Pin Outs

VSS	1	40	RES
RDY	2	39	$\phi_1$ (OUT)
$\phi_1$ (OUT)	3	38	S.O.
IRQ	4	37	$\phi_2$ (IN)
N.C.	5	36	N.C.
NMI	6	35	N.C.
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS

#### FEATURES

- Pin Compatible with NMOS R6502
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
  - TTL Level Single Phase Input
- SYNC Signal
  - (can be used for single instruction execution)
- RDY Signal
  - (can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt

### R65C102—40 Pin Package

VSS	1	40	RES
RDY	2	39	$\phi_1$ (OUT)
$\phi_1$ (OUT)	3	38	S.O.
IRQ	4	37	XTLI
ML	5	36	BE
NMI	6	35	XTLO
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS

#### FEATURES

- $\phi_1$  Quadrature Clock Output eases access time requirements
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
  - TTL Level Single Phase Input
  - RC Time Base Input
  - Crystal Time Base Input (+ 4)
- SYNC Signal (can be used for signal instruction execution)
- RDY Signal (can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt
- Direct Memory Access Capability
- Memory Lock Output
- Bus Enable Signal


### R65C112—40 Pin Package

VSS	1	40	RES
RDY	2	39	N.C.
N.C.	3	38	S.O.
IRQ	4	37	$\phi_2$ (IN)
ML	5	36	BE
NMI	6	35	N.C.
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS


#### FEATURES

- Slave Processor Version
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- 8 Bit Bidirectional Data Bus
- SYNC and RDY Signal
- Two phase clock input
- Bus Enable
- Direct Memory Access capability
- Memory Lock Output

# READ DATA FROM MEMORY OR PERIPHERALS TIMING



# WRITE DATA TO MEMORY OR PERIPHERALS TIMING



\*Hold time for BA, BS not specified



# R65C02, R65C102, R65C112 Microprocessors

## A.C. Electrical Timing Characteristics

Characteristic	Symbol	2MHz		3MHz		4MHz		Units
		Min	Max	Min	Max	Min	Max	
Cycle Time	$T_{CYC}$	500		333		250		ns
Pulse Width, 02 Low	$PW_{02L}$	210		160		100		ns
Pulse Width, 02 High	$PW_{02H}$	220		170		110		ns
Clock Rise & Fall Time	$T_R, T_F$		15		12		10	ns
Pulse Width, 04 Low	$PW_{04L}$	210		150		100		ns
Pulse Width, 04 High	$PW_{04H}$	220		160		110		ns
Delay Time 02 to 04 Rise	$T_{AVS}$	80	125		94		63	ns
Address Delay	$T_{ADS}$		100		75		50	ns
Address Hold Time (Address, R/W)	$T_{HRW}$	20		20		20		ns
Address Valid to 04 Rise	$T_{A04}$	25		18		12		ns
Data Delay Time (Write)	$T_{DDW}$		110		82		55	ns
Read Data Setup Time	$T_{DSU}$	40		30		20		ns
Read Data Hold Time	$T_{HR}$	10		10		10		ns
Write Data Hold Time	$T_{HW}$	30		30		30		ns
Read Access Time	$T_{ACC}$	340		254		168		ns
Processor Control Setup Time (RDY, S.O. Interrupts, Reset)	$T_{RWS}$	110		80		60		ns
Bus Enable Setup Time	$T_{BE}$	125		100		75		ns

## D.C. CHARACTERISTICS

### Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 to +7.0	Vdc
Input Voltage	$V_{in}$	-0.3 to +7.0	Vdc
Operating Temperature	T		°C
Commercial		0 to +70	
Industrial		-40 to +85	
Storage Temperature	$T_{STG}$	-55 to +150	°C

**NOTE**

This device contains input protection against damage to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than maximum rating.

### Electrical Characteristics

( $V_{CC} = 5.0 \pm 20\%$ ,  $V_{SS} = 0$ )


Characteristic	Symbol	Min	Max	Unit
Input High Voltage All Input Pins (except $\phi_2$ on R65C112)	$V_{IH}$	2.0	$V_{CC} + 0.3$	Vdc
Input Low Voltage All Input Pins (except $\phi_2$ on R65C112)	$V_{IL}$	-0.3	0.8	Vdc
Input High Voltage $\phi_2$ on R65C112	$V_{IH}$	2.4	—	Vdc
Input Low Voltage $\phi_2$ on R65C112	$V_{IL}$	—	0.4	Vdc
Input Leakage Current ( $V_{in} = 0$ to 5.25V, $V_{CC} = 0$ ) Logic (Excl. Rdy, S.O.) $\phi_1, \phi_2$ $\phi_{ol(in)}$	$I_{in}$	— — —	1.0 1.0 1.0	$\mu A$
Three-State (Off State) Input Current ( $V_{in} = 0.4$ to 2.4V, $V_{CC} = 5.25V$ ) Data Lines	$I_{IS1}$	—	10	$\mu A$
Output High Voltage ( $I_{LOAD} = -100 \mu A$ , $V_{CC} = 4.75V$ ) SYNC, Data, A0-A15, R/W, $\phi_1, \phi_2$	$V_{OH}$	$V_{SS} + 2.4$	—	Vdc
Output Low Voltage ( $I_{LOAD} = 1.6 mA$ , $V_{CC} = 4.75V$ ) SYNC, Data, A0-A15, R/W, $\phi_1, \phi_2$	$V_{OL}$	—	$V_{SS} + 0.4$	Vdc
Power Dissipation 0 MHz (Standby) 1 MHz 2 MHz 3 MHz 4 MHz Low Power (RDY = 0)	$P_D$	— — —	10 20 40 60 80 10	$\mu W$ mW mW/MHz
Capacitance at 25°C ( $V_{in} = 0$ , $f = 1 MHz$ ) Logic Data A0-A15, R/W, SYNC $\phi_{ol(in)}$ $\phi_1$ $\phi_2$	C $C_{in}$  $C_{out}$ $C_{\phi_{ol(in)}}$ $C_{\phi_1}$ $C_{\phi_2}$	— — — — — —	5 10 10 10 30 50	pF

### NOTE


$\overline{IRQ}$  and  $\overline{NMI}$  require external pull-up resistor.

## CLOCK CONSIDERATIONS

### EXAMPLE TIME BASE GENERATION



\* CRYSTAL: CTS KNIGHTS MP SERIES, OR EQUIVALENT



F	CIN	COUT	$\phi_2$
16 MHZ	16PF	16PF	4 MHZ
8 MHZ	18PF	18PF	2 MHZ
6 MHZ	20PF	20PF	1.5 MHZ
4 MHZ	24PF	24PF	1 MHZ

The oscillator in the R65C102 is series resonant.

The crystal input is divided by 4: (R65C102 ONLY)


$$\phi_2 = \frac{XTAL}{4}$$

### NOMINAL CRYSTAL PARAMETERS

	3.58	4.0	6.0	8.0	16.0	MHZ
RS	60	50	30-50	20-40	10-30	$\Omega$
C0	3.5	6.5	4-6	4-6	3-5	PF
C1	.015	.025	.01-.02	.01-.02	.01-.02	PF
Q	740K	730K	720K	720K	720K	K

Note: These represent at-cut crystal parameters only. Others may be used.

# R6500 INTERNAL ARCHITECTURE



## ELECTRONIC DEVICES DIVISION REGIONAL ROCKWELL SALES OFFICES

### HOME OFFICE

Electronic Devices Division  
Rockwell International  
4311 Jamboree Road  
Newport Beach, California 92660

### Mailing Address:

P.O. Box C  
Newport Beach, California 92660  
Mail Code 501-300  
Tel: 714-833-4700  
TWX: 910-591-1698

### UNITED STATES

Electronic Devices Division  
Rockwell International  
1842 Reynolds  
Irvine, California 92714  
(714) 833-4655  
ESL 62108710  
TWX 910-595-2518

Electronic Devices Division  
Rockwell International  
921 Bowser Road  
Richardson, Texas 75080  
(214) 996-6500  
Telex: 73 307

Electronic Devices Division  
Rockwell International  
10700 West Higgins Rd., Suite 102  
Rosemont, Illinois 60018  
(312) 297-8962  
TWX: 910-233-0179 (RI MED ROSM)

Electronic Devices Division  
Rockwell International  
5001B Greentree  
Executive Campus, Rt. 73  
Marlton, New Jersey 08053  
(609) 596-0090  
TWX: 710-940-1377

### FAR EAST

Electronic Devices Division  
Rockwell International Overseas Corp.  
Itoshia Hirakawa-cho Bldg.  
7-6, 2-chome Hirakawa-cho  
Chiyoda-ku Tokyo 102 Japan  
(03) 265-8806  
Telex: J22198

### EUROPE

Electronic Devices Division  
Rockwell International GmbH  
Fraunhoferstrasse 11  
D-8033 München-Martinsried  
West Germany  
(089) 857-6016  
Telex: 052172650 rind d

Electronic Devices Division  
Rockwell International  
Heathrow House, Bath Rd.  
Cratford, Hounslow,  
Middlesex, England  
(01) 759-9911  
Telex: 851-25463

Electronic Devices  
Rockwell Collins  
Via Boccaccio, 23  
20123 Milano, Italy  
498 74 79  
Telex: 202782

## YOUR LOCAL REPRESENTATIVE